

AT5 BLOCK DIAGRAM

01

PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND1
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : VCC
 LAYER 6 : IN3
 LAYER 7 : SGND2
 LAYER 8 : BOT

04-- 0402 footprint
 06-- 0603 footprint
 08-- 0805 footprint
 12-- 1206 footprint
 F-- 1% tolerance

Cable Docking

TV_OUT
 VGA
 RJ-45
 CIR/Pwr btn
 SPDIF Out
 Stereo MIC
 Headphone Jack
 USB Port
 VOL Cntr

PAG 38

SYSTEM CHARGER(MAX8724)
 PAG 41


SYSTEM POWER MAX8778
 PAG 42

DDR II SMDDR_VTERM 1.8V/1.8VSUS(TPS51116REGR)
 PAG 46

VCCP +1.5V AND GMCH 1.05V(MAX8717)
 PAG 43

VGACORE(1.025V)MAX1992
 PAG 45

CPU CORE MAX8771
 PAG 44




<http://hobi-elektronika.net>



PROJECT : AT5
 Quanta Computer Inc.


Size Custom
 Document Number BLOCK DIAGRAM
 Date: Monday, March 19, 2007 | Sheet 1 of 48
 Rev 1A




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

GCLK_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS




Layout Note:
Place voltage divider within 0.5" of GTLREF pin






- V CPU GTLREF AD26
CPU TEST1 C23
CPU TEST2 D25
CPU TEST3 C24
CPU TEST4 AC26
CPU TEST5 AE1
CPU TEST6 A26

For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



Place C close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.

Note:
H_DPRSTP need to daisy chain from ICH8 to INVPE6 to CPU



COMP0,2 connect with Zo=27.4ohm, Comp1,3 connect with Zo=55ohm, make those traces length shorter than 0.5". Trace should be at least 25 mils away from any other toggling signal.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0


Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.

<http://hobi-elektronika.net>



PROJECT : AT5
Quanta Computer Inc.




8 inside cavity, north side, secondary layer.

8 inside cavity, south side, secondary layer.

6 inside cavity, north side, primary layer.

6 inside cavity, south side, primary layer.




Layout out:
Place these inside socket cavity on North side secondary.


ICCODE:
for Merom processors
recommended design
target is 44A

VCC_CORE	A7	VCC[001]	VCC[068]	AB20	VCC_CORE	A4	VSS[001]	VSS[082]	P6
	A9	VCC[002]	VCC[069]	AB7		A8	VSS[002]	VSS[083]	P21
	A10	VCC[003]	VCC[070]	AC7		A11	VSS[003]	VSS[084]	P24
	A12	VCC[004]	VCC[071]	AC9		A14	VSS[004]	VSS[085]	R2
	A13	VCC[005]	VCC[072]	AC12		A16	VSS[005]	VSS[086]	R2
	A15	VCC[006]	VCC[073]	AC13		A19	VSS[006]	VSS[087]	R22
	A17	VCC[007]	VCC[074]	AC15		A23	VSS[007]	VSS[088]	R25
	A18	VCC[008]	VCC[075]	AC17		AF2	VSS[008]	VSS[089]	T1
	A20	VCC[009]	VCC[076]	AC18		B6	VSS[009]	VSS[090]	T4
	B7	VCC[010]	VCC[077]	AD7		B8	VSS[010]	VSS[091]	T23
	B9	VCC[011]	VCC[078]	AD9		B11	VSS[011]	VSS[092]	T26
	B10	VCC[012]	VCC[079]	AD10		B13	VSS[012]	VSS[093]	U3
	B12	VCC[013]	VCC[080]	AD12		B16	VSS[013]	VSS[094]	U6
	B14	VCC[014]	VCC[081]	AD14		B19	VSS[014]	VSS[095]	U21
	B15	VCC[015]	VCC[082]	AD15		B21	VSS[015]	VSS[096]	U24
	B17	VCC[016]	VCC[083]	AD17		B24	VSS[016]	VSS[097]	V2
	B18	VCC[017]	VCC[084]	AD18		C5	VSS[017]	VSS[098]	V5
	B20	VCC[018]	VCC[085]	AE9		C8	VSS[018]	VSS[099]	V22
	C9	VCC[019]	VCC[086]	AE10		C11	VSS[019]	VSS[100]	V25
	C10	VCC[020]	VCC[087]	AE12		C14	VSS[020]	VSS[101]	W1
	C12	VCC[021]	VCC[088]	AE13		C16	VSS[021]	VSS[102]	W4
	C13	VCC[022]	VCC[089]	AE15		C19	VSS[022]	VSS[103]	W23
	C15	VCC[023]	VCC[090]	AE17		C2	VSS[023]	VSS[104]	W26
	C17	VCC[024]	VCC[091]	AE18		C22	VSS[024]	VSS[105]	Y3
	C18	VCC[025]	VCC[092]	AE20		C25	VSS[025]	VSS[106]	Y6
	D9	VCC[026]	VCC[093]	AF9		D1	VSS[026]	VSS[107]	Y21
	D10	VCC[027]	VCC[094]	AF10		D4	VSS[027]	VSS[108]	Y24
	D12	VCC[028]	VCC[095]	AF12		D8	VSS[028]	VSS[109]	AA2
	D14	VCC[029]	VCC[096]	AF14		D11	VSS[029]	VSS[110]	AA5
	D15	VCC[030]	VCC[097]	AF15		D13	VSS[030]	VSS[111]	AA8
	D17	VCC[031]	VCC[098]	AF17		D16	VSS[031]	VSS[112]	AA11
	D18	VCC[032]	VCC[099]	AF18		D19	VSS[032]	VSS[113]	AA14
	E7	VCC[033]	VCC[100]	AF20		D23	VSS[033]	VSS[114]	AA16
	E9	VCC[034]		G21		D26	VSS[034]	VSS[115]	AA19
	E10	VCC[035]	VCCP[01]	V6		E3	VSS[035]	VSS[116]	AA22
	E12	VCC[036]	VCCP[02]	J6		E6	VSS[036]	VSS[117]	AA25
	E13	VCC[037]	VCCP[03]	K6		E8	VSS[037]	VSS[118]	AB1
	E17	VCC[038]	VCCP[04]	M6		E11	VSS[038]	VSS[119]	AB4
	E18	VCC[039]	VCCP[05]	J21		E14	VSS[039]	VSS[120]	AB8
	E20	VCC[040]	VCCP[06]	K21		E16	VSS[040]	VSS[121]	AB11
	F7	VCC[041]	VCCP[07]	M21		E19	VSS[041]	VSS[122]	AB13
	F9	VCC[042]	VCCP[08]	N21		E21	VSS[042]	VSS[123]	AB16
	F10	VCC[043]	VCCP[09]	N6		E24	VSS[043]	VSS[124]	AB19
	F11	VCC[044]	VCCP[10]	R21		F5	VSS[044]	VSS[125]	AB23
	F12	VCC[045]	VCCP[11]	T21		F8	VSS[045]	VSS[126]	AB26
	F14	VCC[046]	VCCP[12]	T6		F11	VSS[046]	VSS[127]	AC3
	F15	VCC[047]	VCCP[13]	V21		F13	VSS[047]	VSS[128]	AC6
	F17	VCC[048]	VCCP[14]	V21		F16	VSS[048]	VSS[129]	AC8
	F18	VCC[049]	VCCP[15]	W21		F19	VSS[049]	VSS[130]	AC11
	F20	VCC[050]	VCCP[16]			F2	VSS[050]	VSS[131]	AC14
	AA7	VCCA[01]	VCCA[01]	B26		F22	VSS[051]	VSS[132]	AC16
	AA9	VCCA[02]	VCCA[02]	C26		F25	VSS[052]	VSS[133]	AC19
	AA10	VCC[051]				G4	VSS[053]	VSS[134]	AC21
	AA12	VCC[052]				G1	VSS[054]	VSS[135]	AC24
	AA13	VCC[053]				G23	VSS[055]	VSS[136]	AD2
	AA15	VCC[054]				G26	VSS[056]	VSS[137]	AD5
	AA17	VCC[055]	VID[0]	AD6	CPU_VID0 44	H3	VSS[057]	VSS[138]	AD8
	AA18	VCC[056]	VID[1]	AE5	CPU_VID1 44	H6	VSS[058]	VSS[139]	AD11
	AA20	VCC[057]	VID[2]	AE5	CPU_VID2 44	H24	VSS[059]	VSS[140]	AD16
	AB9	VCC[058]	VID[3]	AE4	CPU_VID3 44	J2	VSS[060]	VSS[141]	AD19
	AC10	VCC[059]	VID[4]	AE3	CPU_VID4 44	J5	VSS[061]	VSS[142]	AD22
	AB10	VCC[060]	VID[5]	AE2	CPU_VID5 44	J25	VSS[062]	VSS[143]	AD25
	AB12	VCC[061]	VID[6]			K1	VSS[063]	VSS[144]	AE1
	AB14	VCC[062]				K4	VSS[064]	VSS[145]	AE4
	AB15	VCC[063]				K26	VSS[065]	VSS[146]	AE8
	AB17	VCC[064]				L3	VSS[066]	VSS[147]	AE1
	AB18	VCC[065]				L6	VSS[067]	VSS[148]	AE8
		VCC[066]				L21	VSS[068]	VSS[149]	AE16
		VCC[067]				L24	VSS[069]	VSS[150]	AE19
						M2	VSS[070]	VSS[151]	AE23
						M5	VSS[071]	VSS[152]	AE26
						M22	VSS[072]	VSS[153]	A2
						M25	VSS[073]	VSS[154]	AF6
						N1	VSS[074]	VSS[155]	AF8
						N4	VSS[075]	VSS[156]	AF11
						N23	VSS[076]	VSS[157]	AF13
						N26	VSS[077]	VSS[158]	AF16
						F3	VSS[078]	VSS[159]	AF19
							VSS[079]	VSS[160]	AF21
							VSS[080]	VSS[161]	A25
							VSS[081]	VSS[162]	A25
								VSS[163]	AF25

ICCP:
before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A



ICCA 130mA




Layout Note:
Place C105 near PIN
B26.


VSS[001]	VSS[082]	P6
VSS[002]	VSS[083]	P21
VSS[003]	VSS[084]	P24
VSS[004]	VSS[085]	R2
VSS[005]	VSS[086]	R2
VSS[006]	VSS[087]	R22
VSS[007]	VSS[088]	R25
VSS[008]	VSS[089]	T1
VSS[009]	VSS[090]	T4
VSS[010]	VSS[091]	T23
VSS[011]	VSS[092]	T26
VSS[012]	VSS[093]	U3
VSS[013]	VSS[094]	U6
VSS[014]	VSS[095]	U21
VSS[015]	VSS[096]	U24
VSS[016]	VSS[097]	V2
VSS[017]	VSS[098]	V5
VSS[018]	VSS[099]	V22
VSS[019]	VSS[100]	V25
VSS[020]	VSS[101]	W1
VSS[021]	VSS[102]	W4
VSS[022]	VSS[103]	W23
VSS[023]	VSS[104]	W26
VSS[024]	VSS[105]	Y3
VSS[025]	VSS[106]	Y6
VSS[026]	VSS[107]	Y21
VSS[027]	VSS[108]	Y24
VSS[028]	VSS[109]	AA2
VSS[029]	VSS[110]	AA5
VSS[030]	VSS[111]	AA8
VSS[031]	VSS[112]	AA11
VSS[032]	VSS[113]	AA14
VSS[033]	VSS[114]	AA16
VSS[034]	VSS[115]	AA19
VSS[035]	VSS[116]	AA22
VSS[036]	VSS[117]	AA25
VSS[037]	VSS[118]	AB1
VSS[038]	VSS[119]	AB4
VSS[039]	VSS[120]	AB8
VSS[040]	VSS[121]	AB11
VSS[041]	VSS[122]	AB13
VSS[042]	VSS[123]	AB16
VSS[043]	VSS[124]	AB19
VSS[044]	VSS[125]	AB23
VSS[045]	VSS[126]	AB26
VSS[046]	VSS[127]	AC3
VSS[047]	VSS[128]	AC6
VSS[048]	VSS[129]	AC8
VSS[049]	VSS[130]	AC11
VSS[050]	VSS[131]	AC14
VSS[051]	VSS[132]	AC16
VSS[052]	VSS[133]	AC19
VSS[053]	VSS[134]	AC21
VSS[054]	VSS[135]	AC24
VSS[055]	VSS[136]	AD2
VSS[056]	VSS[137]	AD5
VSS[057]	VSS[138]	AD8
VSS[058]	VSS[139]	AD11
VSS[059]	VSS[140]	AD16
VSS[060]	VSS[141]	AD19
VSS[061]	VSS[142]	AD22
VSS[062]	VSS[143]	AD25
VSS[063]	VSS[144]	AE1
VSS[064]	VSS[145]	AE4
VSS[065]	VSS[146]	AE8
VSS[066]	VSS[147]	AE1
VSS[067]	VSS[148]	AE8
VSS[068]	VSS[149]	AE16
VSS[069]	VSS[150]	AE19
VSS[070]	VSS[151]	AE23
VSS[071]	VSS[152]	AE26
VSS[072]	VSS[153]	A2
VSS[073]	VSS[154]	AF6
VSS[074]	VSS[155]	AF8
VSS[075]	VSS[156]	AF11
VSS[076]	VSS[157]	AF13
VSS[077]	VSS[158]	AF16
VSS[078]	VSS[159]	AF19
VSS[079]	VSS[160]	AF21
VSS[080]	VSS[161]	A25
VSS[081]	VSS[162]	A25
	VSS[163]	AF25






PROJECT : AT5
Quanta Computer Inc.


Size Custom	Document Number Merom Processor (POWER)	Rev 1A
Date: Monday, March 19, 2007		Sheet 4 of 48




 NBS/RD1/HW2	PROJECT : AT5 Quanta Computer Inc.		Rev 1A
	Size B	Document Number THERMAL LM86	Date: Monday, March 19, 2007
			Sheet 5 of 48




Layout Note:
H_RCOMP trace should be
10-mil wide with 20-mil
spacing.




Layout Note:
Place the 0.1 uF
decoupling capacitor
within 100 mils from
GMCH pins.



HOST





Ivcc (External GFX 1.310 A, integrate 1.572 A)

Ivcc_AxG Graphics core supply +VGF_X CORE_INT +1.05V current 7.7A


Layout Note: Inside GMCH cavity for VCC_AXG.

GMCH 1.05V	current (A)	Remark
VCC Core	1.573	(1.3A for external GFX)
VCC_AXG	7.7	For integrated Gfx
VCC_AXD	0.2	
VTT	0.85	PSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	

Ivcc_AxM Controller supply current 540mA

Layout Note: Place close to GMCH edge.

PROJECT : AT5
Quanta Computer Inc.














CRT/TV Dis/Enable guideline
External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TVA_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_B_DAC	3.3V	GND	VCCSYNC	3.3V	GND

LVDS Dis/Enable guideline
External VGA with EV@part, Internal VGA with IV@ part




Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCCD_TX_LVDS	GND	1.8V




<http://hobi-elektronika.net>

PROJECT : AT5
Quanta Computer Inc.

Size Custom	Document Number Crestline (POWER)	Rev 1A
Date: Monday, March 19, 2007	Sheet 10 of 48	



<http://hobi-elektronika.net>

 NBS/RD1/HW2	PROJECT : AT5 Quanta Computer Inc.		Rev 1A
	Size Custom	Document Number Crestline (VSS)	

Sheet 11 of 48

Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
 CFG[17:3] Have internal Pull-up
 CFG[18:19] Have internal Pull-down
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port

DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMI X4(Default)
-----------	--

DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--

XOR /ALLz /Clock Un-gating




MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)

PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--

SDVO Present

Strap define at External DVI control page



FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---


SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




DDRII DUAL CHANNEL A,B.





DDRII A CHANNEL



DDRII B CHANNEL






Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM






PROJECT : AT5
Quanta Computer Inc.

NBS/RD1/HW2


Size B	Document Number DDRII RES.ARRAY	Rev 1A
Date: Monday, March 19, 2007	Sheet 13 of 48	



C34: PUN issue reserve U54,C950,c949,R726,R727




Channel C is available on G73M only










$$VREF = FBVDDQ * \frac{Rbot}{Rtop + Rbot}$$

YELLOW BLOCK is for G8X chip only
<http://hobi-elektronika.net>


YELLOW BLOCK is for G8X chip only








256Mb : AKD5JGAT*05
512Mb : AKD59G-T*01



		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom Document Number NVG73M VRAN-1(GDDR2 BGA84) Date: Monday, March 19, 2007	Rev 1A Sheet 18 of 48



		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom Date: Monday, March 19, 2007	Document Number NVG73M VREM-2(GDDR2 BGA84)






For 3.3V swing, we can remove R97, R104 and R98 and replace R7 with 0 Ohm resistor.




MINI CARD PCI-E
EXPRESS CARD (NEW CARD)

SI-2 Add
for
support
RBSON
card

PCI-E-LAN




USB Connector
USB Connector
FINGERPRINT
Carama USB
Docking
BLUETOOTH
WWAN
NEW CARD
USB Connector
USB Connector





ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC





PCI ROUTING TABLE

REQ# / GNT#	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug



Don't connect to PCI device / Express card






Board ID	15" PAV UMA 965GM	15" PRE UMA 965GM	15" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID0	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID1	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
ID2	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R690 Stuff	R690 Stuff

<http://hobi-elektronika.net>




PROJECT : AT5
Quanta Computer Inc.


CRT PORT



SI-1 modified for fix CRT rise time issue





inputs	function
/E SET	
L L	Y - port 0
L H	Y - port 1
H X	Disconnect





PROJECT : AT5
Quanta Computer Inc.

Size Custom	Document Number CRT/TV_OUT	Rev 1A
Date: Monday, March 19, 2007		Sheet 25 of 48





5 IN1 CARD READER
XD, MMC / SD, MS / MSP




bom create 2'nd source

28	MDIO03	MDIO03	R419	56/04	SD_WP
28	MDIO17	MDIO17	R673	56/04	XD-D7
28	MDIO16	MDIO16	R678	56/04	XD-D6
28	MDIO15	MDIO15	R703	56/04	XD-D5
28	MDIO14	MDIO14	R705	56/04	XD-D4
28	MDIO13	MDIO13	R471	56/04	MS_DATA3_SD_DAT3
28	MDIO12	MDIO12	R469	56/04	MS_DATA2_SD_DAT2
28	MDIO11	MDIO11	R462	56/04	MS_DATA1_SD_DAT1
28	MDIO10	MDIO10	R463	56/04	MS_DATA0_SD_DAT0
28	MDIO08	MDIO08	R472	56/04	MS_BS_SD_CMD
28	MDIO05	MDIO05	R431	56/04	XD-WP#
28	MDIO19	MDIO19	R706	56/04	XD-ALE
28	MDIO18	MDIO18	R707	56/04	XD-CLE
28	MDIO02	MDIO02	R710	56/04	XD-CE#
28	MDIO09	MDIO09	R712	56/04	SD_CLK_MS_CLK_XD-RE#





<http://hobi-elektronika.net>



SCREW HOLE



EMI PAD




	PROJECT : AT5 Quanta Computer Inc.		
	Size Custom	Document Number CARD READER/HOLE	Rev 1A
	Date: Monday, March 19, 2007		Sheet 27 of 48









* NOT Use EEPROM:
R199 : installed (57pin pull hi)
R207,U15,C198 : NOT installed

* Use EEPROM:
R207,U15,C198 : installed
R199 : NOT installed (57 pin pull low)


*TPA/TPA#, TPB/TPB# pair trace : As close as possible.
*TPA/TPA#, TPB/TPB# pair trace : Same length electrically. And layout with shields.
* Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom NB5/RD1/HW2	Document Number RICOH832 Controller
Date: Monday, March 19, 2007		Sheet 28 of 48	



	PROJECT : AT5 Quanta Computer Inc.		
	Size Custom	Document Number Azalia CONEXANT20549-12	Rev 1A
Date: Monday, March 19, 2007	Sheet 29 of 48		


No Ground Plane In DAA Section
Homologation Area









DESIGN SUBJECT TO CHANGE

SILICON LABORATORIES CONFIDENTIAL

<http://hobi-elektronika.net>

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number MODEM(DAA)
NB5/RD1/HW2		Date: Monday, March 19, 2007	Sheet 31 of 48




PROJECT : AT5
Quanta Computer Inc.

Size Custom	Document Number SATA HDD/CD-ROM/USBX3	Rev 1A
Date: Monday, March 19, 2007	Sheet 32 of 48	

T : Stuffed for RTL8111B(10/100/1000) giga LAN part number AJ081110006


E : Stuffed for 8101E(10/100)

SI-1 BOM add to fix 10/100 LAN LED issue




R21 value should be 2.49K (1%) for 8111B/8111C application. R21 should be 2.0K(1%) for 8101E application

BLOCK A is only for RTL8101E application.




for 93C56 used. NC if 93C46 is used.




if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)


Remove R70 for 8111B and 8111C



RJ45



SI-1 modified to fix giga LAN LED issue






NS892403:GIGABIT NS892405:10/100

PROJECT : AT5 Quanta Computer Inc.		
Size Custom	Document Number RTL8111B/8111C/8101E	Rev 1A
Date: Monday, March 19, 2007	Sheet 33 of 48	

T : Stuffed for RTL8111B(10/100/1000)

E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V


	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A

<http://hobi-elektronika.net>




PROJECT : AT5
Quanta Computer Inc.

Size A3	Document Number LAN POWER	Rev 1A
Date: Monday, March 19, 2007		
Sheet 34 of 48		


SATA_2 CONNECTOR For 17"W Second HDD




NEWCARD




BLUETOOTH








SI-2 modified for fix s3 not support wireless LED




FOR CAP SW BOARD CONN




KEYBOARD PULL-UP




FOR POWER ON SW BOARD



FOR 15.4" LED



FOR 17" LED





FOR WIRELESS LED

<http://hobi-elektronika.net>




PROJECT : AT5
Quanta Computer Inc.

Size Custom	Document Number LED/KEYBOARD/SW	Rev 1A
Date: Monday, March 19, 2007	Sheet 36 of 48	



STRAP PIN

MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode





All hardware straps default internal pull-up, so don't need pull-UP outside. A TEST need try --andrew ????

SELECT KBC TPEY

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808

SI-2 modified
remove ISA BIOS

TOUCH PAD CONNECTOR












ICH8 has internal pull-up





1M byte SPI BIOS



support 6A 200mils
CX000480005




FAN



SI-2 modified for fix docking R.G.B signals measure fail


Mini PCI-E Card 1 WLAN



Mini PCI-E Card 2 WWAN(W/SIM)

WWAN -- have 2.8A 7W power consumption
power pin 24.39.41
GND pin 37,43
need to be careful power rail


SI-2 modified
(BOM remove C589)




			<p>PROJECT : AT5 Quanta Computer Inc.</p>
<p>Size Custom</p>	<p>Document Number MINI CARD X2</p>	<p>Rev 1A</p>	
<p>Date: Monday, March 19, 2007</p>			<p>Sheet 39 of 48</p>


MINI PCI TYPE III SLOT

INTC#, INTD#
REQ1#/GNT1#
D_ID : AD22



		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom	Document Number MINI PCI TYPE III SLOT
NB5/RD1/HW2		Date: Monday, March 19, 2007	Rev 1A
		Sheet 40 of 48	

C30: Add PD22 for 12cell battery issue



PROJECT : AT5
Quanta Computer Inc.

Size Custom	Document Number SYSTEM CHARGER(MAX8724)	Rev 1A
Date: Monday, March 19, 2007		Sheet 41 of 48


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

Place these CAPS close to FETs


Place these CAPS close to FETs

5 Volt +/- 5%
Countinue current:8A
Peak current:11A
OCP minimum 13A


3.3 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 10A



Max Power Consumption 1.6W



For G73 Only




<http://hobi-elektronika.net>

	PROJECT : AT5	
	Quanta Computer Inc.	
	Size Custom	Document Number 3V/5V
Date: Monday, March 19, 2007	Sheet 42 of 48	

+1.5 Volt +/- 5%
Countinue current:6.5A
Peak current:8.5A
OCP minimum 10A


+1.05 Volt +/- 5%
Countinue current:13A
Peak current:16A
OCP minimum 20A




$$V_{out} = (1 + R_a/R_b) * 1.5V$$

$$V_{out} = [1 + (R_c/R_d)] * 1.05V$$

FSET = GND = 200KHz
 REF f = 300KHz
 VCC f = 500KHz




Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

		
PROJECT : AT5 Quanta Computer Inc.		
Size Custom	Document Number CPU_CORE(MAX8771)	Rev 1A
Date: Monday, March 19, 2007	Sheet 44 of 48	


For Discrete Only


1.1 Volt +/- 5%
 Countinue current:11A
 Peak current:13.5A
 OCP minimum 17A

to external
 VGA core
 power




Max Current ? A





<http://hobi-elektronika.net>

		PROJECT : AT5 Quanta Computer Inc.	
		Size Custom Document Number Date: Monday, March 19, 2007	Rev 1A Sheet 47 of 48



PROJECT : AT5
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Monday, March 19, 2007		Sheet 48 of 48